A 1,000 Frames/s Programmable Vision Chip with Variable Resolution and Row-Pixel-Mixed Parallel Image Processors
نویسندگان
چکیده
A programmable vision chip with variable resolution and row-pixel-mixed parallel image processors is presented. The chip consists of a CMOS sensor array, with row-parallel 6-bit Algorithmic ADCs, row-parallel gray-scale image processors, pixel-parallel SIMD Processing Element (PE) array, and instruction controller. The resolution of the image in the chip is variable: high resolution for a focused area and low resolution for general view. It implements gray-scale and binary mathematical morphology algorithms in series to carry out low-level and mid-level image processing and sends out features of the image for various applications. It can perform image processing at over 1,000 frames/s (fps). A prototype chip with 64 × 64 pixels resolution and 6-bit gray-scale image is fabricated in 0.18 μm Standard CMOS process. The area size of chip is 1.5 mm × 3.5 mm. Each pixel size is 9.5 μm × 9.5 μm and each processing element size is 23 μm × 29 μm. The experiment results demonstrate that the chip can perform low-level and mid-level image processing and it can be applied in the real-time vision applications, such as high speed target tracking.
منابع مشابه
CMOS design of focal plane programmable array processors
While digital processors can solve problems in most application areas, in some fields their capabilities are very limited. A typical example is vision. Simple animals outperform super-computers in the realization of basic vision tasks. The limitations of conventional digital systems in this field can be overcome following a fundamentally different approach based on architectures closer to natur...
متن کاملAn SIMD Programmable Vision Chip with High-Speed Focal Plane Image Processing
A high-speed analog VLSI image acquisition and low-level image processing system are presented. The architecture of the chip is based on a dynamically reconfigurable SIMD processor array. The chip features a massively parallel architecture enabling the computation of programmable mask-based image processing in each pixel. Extraction of spatial gradients and convolutions such as Sobel operators ...
متن کاملAn Image-Moment Sensor with Variable-Length Pipeline Structure
A 128 × 128 pixel functional image sensor was implemented. The sensor was able to capture images at 1,000 frame/s and extract the sizes and positions of 10 objects/frame when clocked at 8 MHz. The size of each pixel was 18 μm × 18 μm and the fill factor was 28%. The chip, 3.24 mm × 3.48 mm in size, was implemented with a 0.35 μm CMOS sensor process; the power consumption was 29.7 mW at 8 MHz. k...
متن کاملThe Circuit Design of Current-Mode Image Sensor Embedded Smooth Spatial Filter With Flash A/D Converter
The paper presents a current-mode CMOS image sensor embedded smooth spatial filter algorithm with a flash analog-to-digital (A/D) converter. The sensor includes a 66×66 pixel array with an on-chip 6-bit A/D converter that can identify the output value of pixels in gray level resolution. The last row of pixel cells (1 ×66) based on the double sampling is used for reducing fixed pattern noise (FP...
متن کاملVision Chip Architecture for Detecting Line of Sight Including Saccade
Rapid eye motion, or so called saccade, is a very quick eye motion which always occurs regardless of our intention. Although the line of sight (LOS) with saccade tracking is expected to be used for a new type of computer-human interface, it is impossible to track it using the conventional video camera, because of its speed which is often up to 600 degrees per second. Vision Chip is an intellige...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره 9 شماره
صفحات -
تاریخ انتشار 2009